

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645



## Lt. Shree Chimanbhai Shukla

### B.C.A./B.Sc.IT-SEMESTER-2

### SUB :- COMPUTER ORGANIZATION & ARCHITECTURE

Shree H.N.Shukla College  
Street No. 2, Vaishali Nagar,  
Nr. Amrapali Under Bridge,  
Raiya Road, Rajkot.  
Ph. (0281)2440478, 2472590



Shree H.N.Shukla College  
Street No. 3, Vaishali Nagar,  
Nr. Amrapali Under Bridge,  
Raiya Road, Rajkot.  
Ph. (0281)2471645

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## CH-1 DIGITAL LOGIC CIRCUIT

14 MARKS

22 LECTURES

### INDEX

<u>SR NO</u>	<u>TOPICS</u>
1	DIGITAL COMPUTER
2	LOGIC GATE
3	BOOLEAN ALGEBRA
4	COMBINATIONAL CIRCUIT
5	HALF ADDER
6	FULL ADDER
7	SUBTRACTOR
8	MIN TERM
9	MAX TERM
10	K'MAP
11	FLIP FLOP
12	CLOCK PULSE

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## Q-1 WHAT IS DIGITAL COMPUTER?

### DETAILING:

- ✦ Digital computer is machine that store data in numerical format.
- ✦ Digital computer use binary number system.
- ✦ The first digital computer was developed in 1940.

### ☑ One Marks Questions:- ☑

<u>Question</u>	<u>Answer</u>
1. Digital computer use	<u>Binary number system</u>
2. When was found first digital computer?	<u>1940</u>

## Q-2 WHAT IS LOGIC GATE? EXPLAIN TYPES OF LOGIC GATE.

### DETAILING:

#### ☐ LOGIC GATE:

- ✦ The calculation of binary information is done by logic circuit is called logic gate.
- ✦ Gate is electronics circuit with one or more input but only one output.
- ✦ Each gate has logic circuit , Boolean function and truth table.
- ✦ There are three types of logic gate

1. Basic Gate
2. Universal Gate
3. Exclusive Gate

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645


## 🔗 Basic Gate:-

- Basic gate has 4 sub gates like And , Or , Not , Buffer.
- Now we explain each and every basic gates.

## ★1) AND Gate:-

- The and gate produce the and logic circuit.
- The and gate is used for multiplication.

### ☑ Logic circuit/ Boolean circuit:-



### ☑ Boolean function:-      $C = A.B$    OR    $C = (AB)$

### ☑ Truth table:-

<u>A</u>	<u>B</u>	<u>C(AB)</u>
0	0	0
0	1	0
1	0	0
1	1	1

- In above diagram there are two input like A and B. and there is only one output is C.
- in the truth table output is one when both input are one otherwise output will be zero.

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)




2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## ★2) OR Gate:-

- The or gate produce the or logic circuit.
- The or gate is used for addition.

### Logic circuit/ Boolean circuit:-



### Boolean function:-      $C = A+B$    OR    $C=(A+B)$

### Truth table:-

<u>A</u>	<u>B</u>	<u>C(A+B)</u>
0	0	0
0	1	1
1	0	1
1	1	1

- In above diagram there are two input like A and B. and there is only one output is C.
- in the truth table output is zero when both input are Zero otherwise output will be one.

## ★3) NOT Gate:-

- The not gate is also called inverter gate, compliment gate and reverse gate.

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.


(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## Logic circuit/ Boolean circuit:-



## Boolean function:-      $A = A'$    OR    $A = A \text{ ---}$


## Truth table:-

A	A'
0	1
1	0

- Not gate is compliment gate.
- It has only one input and one output.

## ☆4) Buffer Gate:-

## Logic circuit/ Boolean circuit:-



## Boolean function:-      $A = A$    OR    $A = A$

## Truth table:-

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

<u>A</u>	<u>A</u>
0	0
1	1


## ☞ Universal Gate:-

- There are **two types** of universal gate like **nand and nor**.
- Nand means **negative and** ,nor means **negative or**.
- Universal gate is compliment gate of basic gate.
- Why are they called universal gates?
- NAND and NOR gates are called universal gates **because** they **perform all the Logic functions OR, AND and NOT**.

## ★1) Nand Gate:-

- The nand gate is **negative of and gate**.
- The nand gate is **universal gate**.
- The nand gate has **two input** and **only one output**.
- The nand gate is **complement of and gate**.

## ☑ Logic circuit/ Boolean circuit:-



☑ Boolean function:-  $C = \overline{(A \cdot B)}$  OR  $C = \overline{(AB)}$

## ☑ Truth table:-

<u>A</u>	<u>B</u>	<u>C(AB)</u>
0	0	1

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645


0	1	1
1	0	1
1	1	0

- In above diagram there are two input like A and B. and there is only one output is C.
- in the truth table output is zero when both input are one. Other wise output will be 1.

## ★2) Nor Gate:-

- The nor gate means negative or
- It is compliment of or gate.
- The nor gate is reverse of or gate.

## ☑ Logic circuit/ Boolean circuit:-



☑ Boolean function:-       $C = \overline{A+B}$     OR     $C = \overline{A+B}$



# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## Truth table:-

<u>A</u>	<u>B</u>	<u>C(A+B)</u>
0	0	1
0	1	0
1	0	0
1	1	0

- In above diagram there are two input like A and B. and there is only one output is C.
- in the truth table output is one when both input are zero. Other wise output will be zero.


## Exclusive Gate:-

- there are two types of exclusive gate like ex-or and ex-nor.
- Now we can explain both gate one by one.

### ★1) Exclusive Or Gate:-

- The exclusive or gate is also called Xor gate.

## Logic circuit/ Boolean circuit:-



## Boolean function:-

$$C = (A + B)$$

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## Truth table:-


<b>A</b>	<b>B</b>	<b>C(A ⊕ B)</b>
0	0	0
0	1	1
1	0	1
1	1	0

- In above diagram there are two input like **A** and **B**. and there is only one output is **C**.
- in the truth table output is zero when both input are same. Other wise output will be one.

## ★2) Exclusive NOR Gate:-

- The exclusive Nor gate is also called Ex nor gate.
- It is compliment of ex or gate

### Logic circuit/ Boolean circuit:-



### Boolean function:- $C = \overline{(A + B)}$

### Truth table:-

<b>A</b>	<b>B</b>	<b>C(A ⊕ B)</b>
0	0	1
0	1	0
1	0	0
1	1	1

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

- In above diagram there are two input like A and B. and there is only one output is C.
- in the truth table output is one when both input are same. Other wise output will be zero.

## One Marks Questions:-

<u>Question</u>	<u>Answer</u>
1. how many types of gate are available?	<u>8</u>
2. give the name of basic gate	<u>And , or , not.</u>
3. Nor means?	<u>Negative or</u>
4. Nand mens?	<u>Negative and.</u>
5. Ex or means?	<u>Exclusive or.</u>

## Q-3 WHAT IS BOOLEAN VARIABLE?

### DETAILING:

- A variable that consist only two values either 0 and 1 is known as Boolean variable or binary variable.
- The valid binary variable name are a, b , A, B , a1, a2 etc.

## Q-4 WHAT IS TRUTH TABLE ?.

### DETAILING:

- The table which represent relationship between variable and function is known as truth table.

## Q-5 DRAW THE LOGIC CIRCUIT FOR THE FOLLOWING FUNCTION ?.

### DETAILING:

- 1)  $F = ABC$


# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)




2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590


3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645



2)  $F = (a + b)$



3)  $F = (ab + a'b')$



# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.


(AFFILIATED TO SAURASHTRA UNIVERSITY)




2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

4)



5)



Q-6 GIVE THE EQUATION FOR FOLLOWING CIRCUIT .

**DETAILING:**

1)


# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)




2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645



2)



**Q-7 EXPLAIN COMBINATIONAL CIRCUIT AND EXPLAIN ITS TYPES.**

**DETAILING:**

- Combinational circuit is collection of logic gate.
- In the combinational circuit there is no future to store previous output.
- in the combinational circuit output is depend on the basic current input
- the block diagram of combinational circuit is follow.


# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645



- In the above diagram there are **n input** and **m output** variable.
- If there are **n input** so we can **get 2<sup>n</sup> output.**

## → Types of combinational circuit:-


- There are **two types** of combinational circuit like  
1) **Half adder** and 2) **full adder.**

### ★1) Half adder:-

a combinational circuit that **perform** binary **addition** of **two bits** are called half adder.

the input variable of half adder are called **augend** and **adder.**

Block diagram of half adder are follow.



in the above diagram there are **two** input like **a** and **b** and there are **two** **output** like **s** and **c.**

**s** means **sum** and **c** means **carry.**

**Truth table:-**

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645


<u>A</u>	<u>B</u>	<u>S</u>	<u>C</u>
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

## Boolean function:-

$$S = a \oplus b$$

$$C = ab$$

## Logic circuit/ Boolean circuit:-



## ☆2) Full adder:-

a combinational circuit that perform binary addition of three or more bits is known as full adder.

a block diagram of combinational circuit is follow.



## Truth table:-

<u>X</u>	<u>Y</u>	<u>Z</u>	<u>C</u>	<u>S</u>
0	0	0	0	0



# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

## One Marks Questions:-

<u>Question</u>	<u>Answer</u>
1. <u>Ha means</u>	<u>Half adder</u>
2. <u>Fa means</u>	<u>Full adder</u>
3. <u>Half adder add</u> <u>bits</u>	<u>2</u>
4. <u>Full adder add</u> <u>bits</u>	<u>3 or more</u>
5. <u>C means</u>	<u>Carry</u>


## Q-8 EXPLAIN HALF SUBTRACTOR AND FULL SUBTRACTOR.

### DETAILING:

#### ☆1) Half subtractor:-

A combinational circuit that perform binary subtraction of two bits is knows as half subtractor.

block diagram of half subtractor is follow.



# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590


3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

☑ in the above diagram there are **two input** like A and B. and there are **two output** like **d** and **b**. d means **difference** and b means **borrow**.

## ★2) Full subtractor:-

☑ A combinational circuit that perform binary **subtraction** of **three or more bits** is known as **Full subtractor**.

☑ block diagram of half subtractor is follow.



☑ in the above diagram there are **three input** like A and B and b. and there are **two output** like **d** and **b**. d means **difference** and b means **borrow**.

### ☑ One Marks Questions:- ☑

Question	Answer
1. <b>Hs</b> means _____	<b>Half subtractor</b>
2. <b>Fs</b> means _____	<b>Full subtractor</b>
3. Half subtractor minus _____ bits	<b>2</b>
4. Fs minus _____ bits	<b>3 or more</b>
5. D means _____	<b>difference</b>

**Q-9 EXPLAIN MIN TERM OR EXPLAIN SUM OF PRODUCT(SOP) OR. EXPLAIN STANDARD PRODUCT.**

### **DETAILING:**

☑ **Consider** if we have **two** binary **variable** like **A** and **B**.

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

- if we perform **And** operation(\*) between this two variable , so we can get **four** unique combination this combination is called is **min term**.
- in min term **always** use **And** gate.
- two** variable min term as per follow.

<u>A</u>	<u>B</u>	<u>Min Term</u>	<u>Designation</u>
0	0	$A' B'$	<b>M<sub>0</sub></b>
0	1	$A' B$	<b>M<sub>1</sub></b>
1	0	$A B'$	<b>M<sub>2</sub></b>
1	1	$A B$	<b>M<sub>3</sub></b>

- three** variable min term as per follow.

<u>Input</u>			<u>Min Terms (Standard product terms)</u>	<u>Min Term Designation</u>
<u>X</u>	<u>Y</u>	<u>Z</u>		
0	0	0	$X' Y' Z'$	$m_0$
0	0	1	$X' Y' Z$	$m_1$
0	1	0	$X' Y Z'$	$m_2$
0	1	1	$X' Y Z$	$m_3$
1	0	0	$X Y' Z'$	$m_4$
1	0	1	$X Y' Z$	$m_5$
1	1	0	$X Y Z'$	$m_6$
1	1	1	$X Y Z$	$m_7$

Min term are also

**known** as **standard product**.

- The **symbol** of min term is **"mi"**

### One Marks Questions:-

<u>Question</u>	<u>Answer</u>
1. Min term use ___ gate	<u>And</u>
2. Sop means ___	<u>Sum of product</u>
3. Symbol of min term is ___	<u>"mi"</u>

**Q-10 EXPLAIN MAX TERM OR EXPLAIN PRODUCT OF SUM(POS) OR. EXPLAIN STANDARD SUM.**

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## DETAILING:

- ☑ **Consider** if we have **two** binary **variable** like **A** and **B**.
- ☑ if we perform **OR** operation(+) between this two variable , so we can get **four** unique combination this combination is called is **max term**.

<u>A</u>	<u>B</u>	<u>Max Term</u>	<u>Designation</u>
0	0	$A + B$	<b>M<sub>0</sub></b>
0	1	$A + B'$	<b>M<sub>1</sub></b>
1	0	$A' + B$	<b>M<sub>2</sub></b>
1	1	$A' + B'$	<b>M<sub>3</sub></b>

- ☑ **three** variable max term as per follow.

<u>Input</u>			<u>MaxTerms</u>	<u>max Term Designation</u>
<u>X</u>	<u>Y</u>	<u>Z</u>		
0	0	0	$X + Y + Z$	$m_0$
0	0	1	$X + Y + Z'$	$m_1$
0	1	0	$X + Y' + Z$	$m_2$
0	1	1	$X + Y' + Z'$	$m_3$
1	0	0	$X + Y + Z$	$m_4$
1	0	1	$X' + Y + Z'$	$m_5$
1	1	0	$X' + Y' + Z$	$m_6$
1	1	1	$X' + Y' + Z'$	$m_7$

- ☑ Max term are also **known** as **product of sum**
- ☑ The **symbol** of max term is "**M<sub>i</sub>**"

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## Q-11 EXPLAIN K'MAP.(KARNAUGH MAP)

### DETAILING:

- K'map is mapping method to simplify Boolean function.
- K'map is mapping method which describe min term into graphical format.
- there are three types of k'map like two variable , three variable and four variable k'map.

#### 1) two variable k'map:-

- consider that kmap for two variable now we can describe follow

Mo	M1	0	1
M2	M3	2	3

00	01	A'b'	A'b
10	11	AB'	AB

#### EX-1:-

- 1)  $F=(A,B)= \langle(0,2)$  Solve using k' map.

Mo	M1	0	
M2	M3	2	

00	
10	

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

A'b'	
Ab'	

Ans f=b'.

## 2) three variable k' map:-

consider that kmap for three variable now we can describe follow

Mo	M1	M3	M2
M4	M5	M7	M6

O	1	3	2
4	5	7	6

	<b>YZ</b>	<b>00</b>	<b>01</b>	<b>11</b>	<b>10</b>
<b>X</b>	<b>0</b>	X'Y'Z'	X'Y'Z	X'YZ	X'YZ'
<b>X</b>	<b>1</b>	XY'Z'	XY'Z	XYZ	XYZ'

## 3) four variable k' map:-

consider that kmap for four variable now we can describe follow

	<b>YZ</b>	<b>00</b>	<b>01</b>	<b>11</b>	<b>10</b>
<b>WX</b>	<b>00</b>	W'X'Y'Z' <sub>0</sub>	W'X'YZ' <sub>1</sub>	W'XYZ' <sub>3</sub>	W'XYZ' <sub>2</sub>
<b>WX</b>	<b>01</b>	W'XY'Z' <sub>4</sub>	W'XYZ' <sub>5</sub>	W'XYZ' <sub>7</sub>	W'XYZ' <sub>6</sub>
<b>WX</b>	<b>11</b>	WX'Y'Z' <sub>12</sub>	WX'YZ' <sub>13</sub>	WXYZ' <sub>15</sub>	WXYZ' <sub>14</sub>
<b>WX</b>	<b>10</b>	WX'YZ' <sub>8</sub>	WXYZ' <sub>9</sub>	WXYZ' <sub>11</sub>	WXYZ' <sub>10</sub>

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

Ex.  $F(a, b, c, d) = E(12, 2, 14, 10)$

m0	m1	m3	m2
m4	m5	m7	m6
m12	m13	m15	m14
m8	m9	m11	m10

0	1	3	<u>2</u>
4	5	7	6
<u>12</u>	13	15	<u>14</u>
8	9	11	<u>10</u>

0000	0001	0011	<u>0010</u>
0100	0101	0111	0110
<u>1100</u>	1101	1111	<u>1110</u>
1000	1001	1011	<u>1010</u>

-	-	-	<u>abcd</u>
-	-	-	-
<u>abcd</u>	-	-	Abcd
-	-	-	<u>abcd</u>

Ans.  $F = d$

### One Marks Questions:-

Question	Answer
1. Full form of k ' map	Karnaugh map

Q.12 EXPLAIN DON'T CARE CONDITION.

### DETAILING:

- In Kmap every cell represent a min- term(max- term) means 0 ro1 but we don't care about 0 or 1, this condition is called Don't care condition.

Ex.  $F(a, b) = \Sigma(1, 2) + d(0, 3)$

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

0	1
2	3

X	1
2	X

## Q.13 EXPLAIN SEQUENTIAL CIRCUIT (2- MARK)

### DETAILING:

- In the sequential circuit output is depend on the basic input as well as previous output.
- In the sequential circuit there is future to store previous output.

### ★ Types of Sequential Circuit or Explain Flip- Flop. Or Explain Latch.

- Flip- Flop is Binary cell cable of store 1-bit information.
- Flip Flop is Sequential Circuit.
- It can store binary bit.
- It is also called Latch.
- Flip- Flop was found in 1919 by William Eccles and F. W. Jordon.
- It is called Eccles- Jorden trigger circuit.

### ★ Type of Flip- Flop

- There 5 type of Flip- Flop.
  1. SR Flip- Flop
  2. D Flip- Flop
  3. T- Flip- Flop
  4. J- K Flip- Flop
  5. Master Slave Flip- Flop



# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)





2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## ★ 1) SR Flip- Flop(Set and Reset)


Block diagram of SR Flip- Flop is Follow



- ☑ In the above diagram there are two input like S and R
- ☑ One addition input is C.
- ☑ There are two output like Q & Q̄.
- ☑ SR Flip- Flop can store 1-bit memory.
- ☑ Logic Circuit of SR Flip- Flop is Following.

## ★ 2) D Flip- Flop(Data flip flop):-

- ☑ D Flip- Flop is sequential Circuit.



# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590



3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

- ☑ D Flip- Flop can **store 1 bit** information.
- ☑ Logic diagram of D Flip- Flop is Following.

## Logic Circuit

### ★ 3) T Flip- Flop(Toggle):-

- ☑ T Flip- Flop is **Sequential Circuit**.



- ☑ T Flip- Flop can **store only one** bit information **at a time**.
- ☑ Block Diagram and Logic circuit of T Flip- Flop is follow.
- ☑ In the above diagram there are two input like T and C.
- ☑ There are two out put like Q and  $\bar{Q}$ .

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)




2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## ★ 4) JK Flip- Flop:-


- ☑ JK Flip- Flop is also called Jump and Kick Flip- Flop.
- ☑ It is also sequential circuit.
- ☑ JK Flip- Flop use to store 1 bit information .
- ☑ JK Flip- Flop has three input Like J, K and C.
- ☑ It has two output.
- ☑ Block Diagram and Logic Circuit of JK Flip- Flop is as follow:



## ★ 5) Master Slave Flip- Flop:-

- ☑ Master Slave Flip- Flop is a sequential circuit
- ☑ Master Slave Flip- Flop are use to store 1 bit information.
- ☑ Master Slave Flip- Flop two input like Master and Slave.
- ☑ One addition output is C.

### BLOCK DIAGRAM



# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

There are two output like Q and  $\bar{Q}$ .

## One Marks Questions:-

<u>Question</u>	<u>Answer</u>
1. FF MEANS _____	<u>FLIP FLOP</u>
2. RS FLIP FLOP MEANS _____	<u>SET AND RESET FLIP FLOP</u>
3. FLIP FLOP CAN STORE _____ BIT	<u>1 BIT</u>
4. JK MEANS _____	<u>JUMP AND KICK FLIP FLOP</u>

**Q.14 EXPLAIN CLOCK PULSE .**

### DETAILING:

It is a circuit located inside the computer that help increase the speed of computer.

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## CHAPTER- 2 DIGITAL COMPONENT

14 MARKS

22 LECTURES

### INDEX

<u>SR NO</u>	<u>TOPICS</u>
<u>1</u>	<u>INTEGRATED CIRCUIT</u>
<u>2</u>	<u>TYPES OF I.C.</u>
<u>3</u>	<u>2*4 LINE DECODER</u>
<u>4</u>	<u>3*8 LINE DECODER</u>
<u>5</u>	<u>4*2 ENCODER</u>
<u>6</u>	<u>8*3 ENCODER</u>
<u>7</u>	<u>MUX</u>
<u>8</u>	<u>DE-MUX</u>
<u>9</u>	<u>REGISTER</u>
<u>10</u>	<u>COUNTER</u>

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## Q-1 EXPLAIN I. C.

### DETAILING:

- Integrated Circuit called **IC**, **Micro Circuit**, **Micro Chip**, **Silicon Chip** or **chip**
- Integrated Circuit are **use** in almost **electronic device today**.
- Integrated Circuit are **collection** of **Interconnected logic Gate**.
- To **supply** and **generate output** in the integrated circuit, **external pin are interconnected** to the plastic material.
- The **number** pin may be **range** in between **14 to 100 pin**.
- There are various type of I. C. available like.

- **SSI** (SMALL SCALE INTREGATION)
- **MSI** (MEDIUM SCALE INTREGATION)
- **LSI** (LARGE SCALE INTREGATION)
- **VLSI** (VERY LARGE SCALE INTREGATION)
- **ULSI** (ULTRA LARGE SCALE INTREGATION)

### 1. SSI (SMALL SCALE INTREGATION)

- In the SSI the number of **logic gates** are approx. **less than or equal to 10**.
- Generally, this **logic gate** is **Independent**.

### 2. MSI (MEDIUM SCALE INTREGATION)

- In the MSI either number of logic gates are approx. **in between 10 to 20**.
- MSI is more **complex** then **SSI**.

### 3. LSI (LARGE SCALE INTREGATION)

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

- In lxi number of logic gates are between 200 to 1000.
- LSI it is more complex then SSI.
- Example of LSI is PEROM and small Processor.

## 4. VLSI (VERY LARGE SCALE INTREGATION)

- In the VLSI the number of logic gates are more than 1 Lack.
- The example of VLSI is microchip of computer.

## 5. ULSI (ULTRA LARGE SCALE INTREGATION)

- In the ULSI the number of logic gates are more than 1 million.

### One Marks Questions:-

<u>Question</u>	<u>Answer</u>
1. <u>IC MEANS</u>	<u>INTEGRATED CIRCUIT</u>
2. <u>SSI MEANS</u>	<u>SMALL SCALE INTEGRATION</u>
3. <u>MSI MEANS</u>	<u>MEDIUM SCALE INTEGRATION</u>
4. <u>ULSI MEANS</u>	<u>ULTRA LARGE SCALE INTEGRATION</u>

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590


3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## Q-2 EXPLAIN 2 X 4 LINE DECODER.

### DETAILING:

- Decoder is **logic circuit**.
- Decoder convert **n bit** input data **into 2n output** data.
- Decoder **convert binary language** into **Human readable form**.

### Block Diagram



### Truth Table

	a	b	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
$\bar{a} \cdot \bar{b}$	0	0	0	0	0	1
$\bar{a} \cdot b$	0	0	0	0	1	0
$a \cdot \bar{b}$	1	0	0	1	0	0
$a \cdot b$	1	1	1	0	0	0



# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.


(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## Logic Circuit



### ☑ One Marks Questions:- ☑

<u>Question</u>	<u>Answer</u>
1. <u>2*4 means</u>	<u>2 INPUT AND 4 OUTPUT</u>
2. <u>DECODER MEANS__</u>	<u>BINARY TO HUMAN LANGUAGE</u>

**Q 3 EXPLAIN 3 X 8 DECODER.**

**DETAILING:**

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)




2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

- Decoder is combination circuit.
- Decoder convert one type of coded information into another type
- Decoder convert binary language into human readable form.

## Block Diagram



## Truth Table

	A	B	C	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	0	0	0	0	0	1
	0	0	1	0	0	0	0	0	0	1	0

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)




2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

	0	1	0	0	0	0	0	0	1	0	0
	0	1	1	0	0	0	0	1	0	0	0
	1	0	0	0	0	0	1	0	0	0	0
	1	0	1	0	0	1	0	0	0	0	0
	1	1	0	0	1	0	0	0	0	0	0
	1	1	1	1	0	0	0	0	0	0	0

## Logic Circuit



One Marks Questions:-

<u>Question</u>	<u>Answer</u>
1. <u>3*8 means</u>	<u>3 INPUT AND 8 OUTPUT</u>
2. <u>DECODER MEANS__</u>	<u>BINARY TO HUMAN LANGUAGE</u>

**Q-4 Explain Encoder.**

Explain 4 x 2 Line Encoder

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590


3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## DETAILING:

- Encoder is combinational circuit.
- Encoder is opposite process of decoder.
- Encoder convert one type of coded information to another type of code.
- Encoder convert human language into binary language
- There are two type of encoder.

1. 4 x 2 line Encoder
2. 8 x 3 line Encoder

## Block Diagram



## TRUTH TABLE

D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>		a	b
1	0	0	0		0	0
0	1	0	0		0	1
0	0	1	0		1	0
0	0	0	1		1	1

## FUNCTION:-

$$a = D_2 + D_3$$

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)




2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

$$b = D_1 + D_3$$

## Logic Circuit



In the above diagram their are 4 input like D0, D1, D2, D3 and their are 2 output like a, b.

### One Marks Questions:-

<u>Question</u>	<u>Answer</u>
1. <u>ENCODER</u> <u>MEANS?</u>	<u>OPPOSITE PROCESS OF DECODER</u>

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)




2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## Q-5. 8 X 3 LINE ENCODER.

### DETAILING:

- ☑ Encoder is combination of circuit.
- ☑ Encoder convert human language into binary language.
- ☑ In 8 x 3 line encoder has 8 inputs like D0, D1, D2,.....D7 and their are 3 output like a, b, c.



### Block Diagram

### Truth Table

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.


(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>		a	b	c
1	0	0	0	0	0	0	0		0	0	0
0	1	0	0	0	0	0	0		0	0	1
0	0	1	0	0	0	0	0		0	1	0
0	0	0	1	0	0	0	0		0	1	1
0	0	0	0	1	0	0	0		1	0	0
0	0	0	0	0	1	0	0		1	0	1
0	0	0	0	0	0	1	0		1	1	0
0	0	0	0	0	0	0	1		1	1	1



# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

Logic Circuit  $A=D4+ D5+D6+D7$   $B= D2+D3+D6+D7$   
 $C=D1+D3+D5+D7$

## ☑ One Marks Questions:- ☑


<u>Question</u>	<u>Answer</u>
1. <u>ENCODER MEANS?</u>	<u>OPPOSITE PROCESS OF DECODER</u>

Q 6 EXPLAIN MUX. OR  
EXPLAIN MULTI PLXER. OR  
EXPLAIN DATA SELECTOR. OR  
EXPLAIN 4 X 1 LINE MULTI PLEXER.

### DETAILING:

- ☑ Multiplexer is combinational circuit.
- ☑ It is also called data selector.
- ☑ Multiplexer means many into one. Because it select one of many input and direct it to the output.
- ☑ The selection of input is control by selection line (input)

### Block Diagram





# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)




2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## Truth Table

Input		Output
S <sub>0</sub>	S <sub>1</sub>	D
0	0	D
0	1	D
1	0	D
1	1	D

## Logic Circuit



☑ In the above diagram there are 4 inputs like I<sub>0</sub>, I<sub>1</sub>, I<sub>2</sub>, I<sub>3</sub>.

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

- Their are 2 selection line like S0, S1.
- There are 1 output like D.

## ☑ One Marks Questions:- ☑


<u>Question</u>	<u>Answer</u>
1. <u>MUX MEANS</u>	<u>MULTIPLEXER</u>
2. <u>MUX IS</u>	<u>DATA SELECTOR</u>

## Q7 EXPLAIN DEMULTIPLEXER EXPLAIN DATA DISTRIBUTER.

### DETAILING:

- Demultiplexer is a combinational circuit
- Demultiplexer is revers operation of multiplexer
- It is also called Data Distributer.
- It is transmit the same data of the different part.
- De Mux means 1 Into many.

### Block Diagram



# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## Truth Table

Input
D
D
D
D
D

Input	
S <sub>0</sub>	S <sub>1</sub>
0	0
0	1
1	0
1	1

S <sub>0</sub>	S <sub>1</sub>
0	0
0	1
1	0
1	1

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.


(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## Logic Circuit



### One Marks Questions:-

<u>Question</u>	<u>Answer</u>
1. <u>DMUX MEANS</u>	<u>DEMULTIPLEXER</u>
2. <u>DMUX IS</u>	<u>DATA DISTRIBUTOR</u>

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)




2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

**Q 8 EXPLAIN REGISTER. OR  
EXPLAIN SHIFT REGISTER. OR  
EXPLAIN 4 BIT BINARY REGISTER.**

## **DETAILING:**



- ☑ Register is collection of one or more than one flip-flop.
- ☑ In the above diagram there are four input like I0, I1, I2, I3
- ☑ There are four output like Q0, Q1, Q2, Q3.
- ☑ Each flip-flop has one clock input to control process in the register.

### ☑ Types of Register

- There are two types of register like parallel register and shift register

#### 1. Parallel Register.

- ☑ All the bits of binary information are load into register at a time is called parallel register.

#### 2. Shift Register.

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

A Register is a **capable of shifting** binary information either **left side or right side** **or in both side** is called Shift register.

There are four type of shift register.

1. SISO (SERIAL IN SERIAL OUT)
2. SIPO (SERIAL IN PARALLEL OUT)
3. PISO (PARALLEL IN SERIAL OUT)
4. PIPO (PARALLEL IN PARALLEL OUT)

## 1. SISO (SERIAL IN SERIAL OUT)

In this type of register data is **store bit by bit** and **taken out** of the register **serially** is called SISO.

## 2. SIPO (SERIAL IN PARALLEL OUT)

In this type of register the data is taken into the register **bit by bit** and taken out **Parallel Mode** is called SIPO.

## 3. PISO. (PARALLEL IN SERIAL OUT)

In this type of register, the data is **entered parallel mode** and taken out of the register **serially**.

## 4. PIPO (PARALLEL IN PARALLEL OUT)

In this type of register, the data is entered in the **parallel mode** as well as taken out to the register in **parallel Mode**.

### One Marks Questions:-

<u>Question</u>	<u>Answer</u>
1. <u>HOW MANY TYPES OF REGISTER?</u>	<u>2</u>

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

2. <u>SISO MEANS</u>	<u>SERIAL IN SERIAL OUT</u>
3. <u>SIPO</u>	<u>SERIAL IN PARALLEL OUT</u>
4. <u>PIPO</u>	<u>PARALLEL IN PARALLEL OUT</u>

## Q-9 EXPLAIN COUNTER.

### DETAILING:

- Counter is nothing but a register that capable of counting the clock input into the register.
- Counter is also called binary Counter.
- In the counter, Mainly J - K flip-flop is used
- In the above diagram three-bit binary register has three clock pulse and two input like J and K.
- There are three output like Q0, Q1, Q2.
- There are two types of counter ripple counter and Asynchronous counter.
- Ripple counter count clock pulse in parallel mode where as Asynchronous counter count in the sequence.

### One Marks Questions:-

<u>Question</u>	<u>Answer</u>
1. <u>COUNTER MEANS</u>	<u>IT COUNT CLOSE PULSE IN THE REGISTER</u>
2. <u>HOW MANY TYPES OF CONTER?</u>	<u>2</u>

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## CHAPTER- 3 DATA REPRESENTATION

### INDEX

<u>SR NO</u>	<u>TOPICS</u>
<u>1</u>	<u>BINARY ADDITION</u>
<u>2</u>	<u>SUBTRACTION</u>
<u>3</u>	<u>MULTIPLICATION</u>
<u>4</u>	<u>DIVISION</u>
<u>5</u>	<u>PARITY BIT</u>
<u>6</u>	<u>ERROR DETECTION CODE</u>



# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

→ Binary Addition: -

## DETAILING:

0	0	1	1	1	1+1+1+1= 10
+0	+1	+0	+1	+1	1+1+1+1+1= 11
0	1	1	10	+1	Note. Even =10 , Odd = 11
				11	

→ (111 + 101) perform addition.

1 1 1	1 1 1 1	1 1 1
+ 1 0 1	+ 1 1 1 1	+ 1 0 1
-----	-----	-----
1 1 0 0	1 1 0 0	+ 1 1 0
		-----
		1 0 1 0

→ Binary Multiplication

## DETAILING:

1 1 1	1 1 0 1
* 1 0	* 1 0 1
-----	-----
0 0 0 0	1 1 0 1
1 1 1 0	0 0 0 0
-----	-----
1 1 1 0	1 1 0 1
	-----
	1 0 0 0 0 0 1

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

→ Binary Division

## DETAILING:

$$\begin{array}{r} 101 \\ 11 \overline{) 1111} \\ \underline{-11} \phantom{0} \\ 0011 \\ \underline{-\phantom{0}11} \\ 0000 \end{array}$$

$$\begin{array}{r} 1001 \\ 110 \overline{) 110110} \\ \underline{-110} \phantom{0} \\ 000110 \\ \underline{-\phantom{0}110} \\ 000000 \end{array}$$

**Q-1.EXPLAIN ERROR DETECTION CODE OR  
EXPLAIN PARITY BIT.**

## DETAILING:

- There is **1 bit** that **detected error** during transmission of data is known as **parity bit**.
- Parity bit is used as **error detection code**.
- Parity bit can **detected present** of **error** during data transmission.
- Error detection is **ability** to **detected the error**.

**☑ One Marks Questions:- ☑**

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

<u>Question</u>	<u>Answer</u>
1. <u>PARITY BIT DETECT</u>	<u>ERROR</u>
2. <u>PARITY MEANS</u>	<u>PAIR OF BIT</u>
3. <u>PARITY BIT IS ALSO CALLED</u>	<u>ERROR DETECTION CODE.</u>

**Q 2 Explain floating point representation.**

## DETAILING:

- Floating point representation is method to represent numerical data in the memory cell.
- In the floating point there are two parts like Mantissa and Exponent.

### 1. Mantissa

- Mantissa part should be greater than or equal to 0.1 and less than 1.

Ex. 12.4566

Then M= .4566

### 2 Exponent

- It means power of value.
- It is represented as "E"

Ex.  $10.10 * 10^{-3}$

Then E =  $1^{-3}$

## ☑ One Marks Questions:- ☑

<u>Question</u>	<u>Answer</u>
-----------------	---------------

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

1. <u>ERROR DETECTION CODE IS CORRECT ERROR??</u>	<u>NO</u>
2. <u>HOW MANY PART IN ERROR DETECTION CODE?</u>	<u>2</u>

## CHAPTER- 4 C. P. U.

14 MARKS

22 LECTURES

### INDEX

<u>SR NO</u>	<u>TOPICS</u>
<u>1</u>	<u>ALU</u>
<u>2</u>	<u>COMPONENTS OF ALU</u>
<u>3</u>	<u>GENERAL REGISTER ORGANIZATION</u>
<u>4</u>	<u>STACK ORGANIZATION</u>
<u>5</u>	<u>MEMORY STACK</u>

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

<u>6</u>	<u>REGISTER STACK</u>
<u>7</u>	<u>NOTATION</u>
<u>8</u>	<u>INTERRUPT</u>

## Q-1 EXPLAIN CPU AND COMPONENTS OF CPU. (5- MARK)

### DETAILING:

- The part of computer system that perform the bulk data processing is call CPU.
- CPU is heart of digital computer.
- It performs all the function and variety of code.
- CPU are made up of three major Part.

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.


(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## Block Diagram of CPU



\*

☑ There are **three** major **components** of CPU like **control Unit, Register set** and **ALU**.

### 1) Control Unit

- ☑ Control Unit **monitor** the **transfer the data** of information to the computer device.
- ☑ Control unit **control** all the **operation and code**.
- ☑ Control unit **monitor** all the **input output**.
- ☑ Control unit **instruct** the **ALU** which **operation** to be **perform**.

### 2) ALU

- ☑ The **ALU** of computer is **place** where **actual data process**.
- ☑ It is **multiprocessing digital unit**.
- ☑ It can **perform** set of **basic arithmetic** and **logical operation**.
- ☑ This **part** of **microprocess** is **responsible** for **perform addition, Subtraction, Multiplication, and Division**.
- ☑ It performs **required micro operation**.

### 3) Register Set:-

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

Register set store Binary Information into the register.


## One Marks Questions:-

Question	Answer
1. <u>CPU IS OF COMPUTER?</u>	<u>HEART</u>
2. <u>CPU MADE UP WITH MAIN PART</u>	<u>3</u>
3. <u>ALU MEANS</u>	<u>ARITHMETIC AND LOGIC UNIT</u>

**Q.2 Explain General Register Organizer. (5 Mark) (MIMP)**

### DETAILING:

- There are large number of registers to be include inside the CPU.
- This register is called processor register.
- This processor register are inter connected with each other inside the CPU.



# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

- In the above diagram.....
- There are **7 processor** register like **R1, R2, R3,.....R7** This register are used to **store binary information**.
- There are **2 multiplexer** like **MUX A** and **MUX B**.
- There are **two control words**. **Sel A** and **Sel B**.
- There is **arithmetic and Logical unit** to be used to perform pacific **micro operation**.
- There is 1 Control word **like opr**.
- Control word **opr** is used to select which **micro operation** to be **performed by ALU**.
- There is **1 decoder** to be used to **select destination** register to **store generated output**.
- Control word **sel D** control the **decoder**.
- There is **1 external Input line**. It may be connected with **another memory device**.
- There is **1 output** line is used to **store result** into **either processor** register or **another memory device**.

## One Marks Questions:-

Question	Answer
1. <b>PROCESSOR REGISTER IS INTERCONNECTED WITH EACH OTHER?</b>	<b>YES</b>
2. <b>HOW MANY CONTRO WORDS ARE IN REGISTER</b>	<b>4</b>

## Q- 3 EXPLAIN CONTROL WORD. (3- MARK)

### **DETAILING:**

- There are **4 control word** in the general **register** organization.
- Working of each control words describe as per the following.

#### 1. Sel A



# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

Sel A has 3 Control input signals to the control operation on the MUX A.

## 2. SEL B

Sel B has 3 Control input signals to the control operation on the MUX B.

## 3. Sel D

Sel D has 3 Control input signals to the control operation on the (3 X 8) decoder.

## 4. OPR.

Opr has 5 control input signals to control operation Alu to describe which micro operation to be performed by ALU.

Using sel A and sel B, we can select source register or source input for the ALU.

Sel D is used to select destination register to store output.

---

Q-4 EXPLAIN A REGISTER.      OR  
EXPLAIN AR REGISTER      OR  
EXPLAIN AC REGISTER      OR  
EXPLAIN ACCUMULATOR REGISTER.

### DETAILING:

Some process unit has 1 separate register from all other it call accumulator register.

This Register is also call A register, AC register, and AR register.

The name of this register is divided from the arithmetic addition process.

The A register is multipurpose register capable of performing not only add microoperation but it can perform many other operation.

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.


(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## Block Diagram.



☑ In the above diagram ALU passes the data to the A register, A register can check the data if data is correct than it will return to the output device. If data is not correct, A register can return it to the ALU.

### ☑ One Marks Questions:- ☑

Question	Answer
1. <u>A means</u>	<u>Accumulator register</u>

## Q-5 EXPLAIN STACK ORGANIZATION.

### DETAILING:

- ☑ Stack is storage unit that store binary information in LIFO manner.
- ☑ In the Stack organization there is 1 register is used to store address of stack This register is called Stack pointer.
- ☑ Stack pointer consist address of binary information which is store top of stack.
- ☑ There are two major operation of stack organization like PUSH and POP.

### 1) Push Operation

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

Push operation is **add** new **binary information** into the stack is called Push operation.

This new binary information always **place** at the **top of stack**.

## 2) Pop Operation

The operation of **delete** binary information from the top of stack is **called POP** operation.

The POP operation **always** remove binary information from the **top of stack**.

- Type of Stack: -

1. Register Stack
2. Memory Stack

- 1) Register stack: -

**Block of diagram**


# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645



- The following diagram **describe** register stack which can store **64 words**.
- In the above diagram there are **four register**.

## 1. Data Registers: -

- It can store information when we perform either **push** operation or **pop operation**, binary information is **store into data register**.

## 2. Stack Pointer Register –

- In the stack organization there is 1 register is used to **store address of sack** is called stack pointer register.

## 3. Full Register: -

- Full register can **store 1** bit information.
- Full register indicates their stack is **full or not**.

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590


3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## 4. Empty Register:-

- It can store **1 bit** information.
- Empty register indicate that stack is **Empty or Not**.

## 2) Memory Stack

- Register **stack is separate unit**. It available **inside** the **CPU** and **works as processor**.
- Memory stack is a **part of main memory**.
- In a above diagram there are three segment like programe segment, data segment and stack segment.



## 1) Program segment

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

- It is used to store instructions.
- There is 1 register available with program segment is called program counter.
- Program counter is used to store the address of next instruction

## 2) Data Segment

- It is use to store operand.
- There is 1 register available with data segment is called Address Register.
- Address register is used to store address of operand.

## 3) Stack segment

- Stack segment is used to store binary information in LIFO manner.
- The stack pointer register is used to store memory address of binary information
- Program counter, address register and stack point are connected with main memory using common bus.

### One Marks Questions:-

<u>Question</u>	<u>Answer</u>
1. <u>How many stack is available?</u>	<u>2</u>
2. <u>Stack is store data in manner?</u>	<u>Lifo</u>

Q- 6 EXPLAIN RPN

OR

EXPLAIN REVERSE POLISH NOTATION

OR

EXPLAIN PUBLISH NOTATION.

**DETAILING:**

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

- ☑ A stack organization is very powerful tool to calculate, arithmetic operation.
- ☑ The comma arithmetic expression is written into infix notation. That means each operator written between operand value for example a + b is infix notation.
- ☑ To calculate any arithmetic operation into stack organization it must be convert into polish notation.
- ☑ There are three type of notation like infix, postfix, and prefix.

## 1. Postfix notation

- ☑ It means each operator written after operand value
- ☑ Ex. ab+

## 2. Prefix notation

- ☑ It means each operator written before the operand value
- ☑ Ex. +ab

## 3. Infix notation

- ☑ It means each operator written between operand value.
- ☑ Ex. a + b

---

## Q-7 EXPLAIN INTERRUPT.

### DETAILING:

- ☑ The concept of program interrupt is used to handle variety of problem that arrive out of normal program sequence.
- ☑ The interrupt facility is useful in multiprogramming environment.

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

When **two** or more **program** is reside in the memory at the same time, the function of interrupt facility is **take care of data transfer** of one or more program. While another program is executed.

## Type of interrupted

There are **three** type of interrupt like

1. Internal
2. External
3. Software

### 1) External Interrupt

The external interrupt **use** by **external event**.

That come from **I/P- O/P device** request transfer of data, input- output device finish transfer of data or **power failure**.

### 2) Internal interrupt

It is also called **traps**.

Internal interrupt are **come** from **internal part** like **register overflow, stack overflow and invalid operation code**.

Like external interrupt this input also used signal that occur in the hardware of the CPU.

### 3) Software Interrupt

It is **special cell**.

This instruction provide switch from CPU user mode to the supervisor mode.

This interrupt comes from **any type of software**.

## One Marks Questions:-

<u>Question</u>	<u>Answer</u>
-----------------	---------------



# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

1. <u>When interrupt come?</u>	<u>When two or more program are reside into computer</u>
2. <u>Internal interrupt is also called</u>	<u>Traps</u>

## CH-5 INPUT- OUTPUT ORGANIZATION

14 MARKS  
20 LECTURES

### INDEX

<u>SR NO</u>	<u>TOPICS</u>
--------------	---------------

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

<u>1</u>	<u>MEMORY BUS</u>
<u>2</u>	<u>INPUT OUTPUT BUS</u>
<u>3</u>	<u>I.O.P</u>
<u>4</u>	<u>INPUT OUTPUT INTERFACE</u>
<u>5</u>	<u>BUS</u>
<u>6</u>	<u>DMA TRANSFER</u>
<u>7</u>	<u>DMA CONTROLLER</u>
<u>8</u>	<u>WORKING OF DMA</u>

## Q-1 EXPLAIN MEMORY BUS

### DETAILING:

Input- Output organization provide environment for transfer information between internal storage and external input- Output.

**Block Diagram:**


# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645



- ☑ In the memory bus there are three layers of bus available like Address bus, Data bus and control bus.
- ☑ Data bus can collect all the data from input device and memory device.
- ☑ Data bus can give data to the address bus.
- ☑ Address bus can transfer information about memory location from one part of computer to another part of computer.
- ☑ Address bus also transfer data to the processor.
- ☑ Processor can perform process of the data and return to the data bus.
- ☑ Data bus can transmit the data to the address bus.
- ☑ Control bus control all the processes of memory bus.

## Q-2 EXPLAIN INPUT- OUTPUT BUS.

### DETAILING:

- ☑ Communication link between process and Input- Output device is show in diagram.
- ☑ The input/ Output bus consists of data line, address line and control line.
- ☑ Each device has associated with its interface.
- ☑ Each interface decodes the address and control receive from the input/ Output Bus.
- ☑ Interface give data to the data bus. Data bus can transmit data to the address bus and address bus transmit data to the processor or interface.
- ☑ Address bus is also called address line.


# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645



## ☑ One Marks Questions:- ☑

Question	Answer
1. <u>Io means</u>	<u>Input and output</u>
2. <u>Iop means</u>	<u>Input output processor</u>

## Q-3 EXPLAIN INPUT/ OUTPUT PROCESS.

### DETAILING:

- ☑ There is separate process communication with all the I/O device and control them is known as IOP.
- ☑ In some digital system there are more then one IOP .
- ☑ IOP keep watching data during transmission between I/O device.
- ☑ If any micro computer system has I/O all the signal control by the IOP.
- ☑ That means I/O fetch and execute all the I/O instead of CPU.


# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645



☑ In the above diagram CPU is master processor and I/OP is slave[Second] processor.

☑ IOP provide interface to communicate in between I/O device and memory unit using memory bus.

☑ There are some control signal is used to communication in between IOP & CPU.

## ☑ One Marks Questions:- ☑

Question	Answer
1. <u>pdp means</u>	<u>Peripheral device</u>
2. <u>Iop means</u>	<u>Input output processor</u>

Q- 4 EXPLAIN I/O INTERFACE.

### DETAILING:

☑ I/O device connected to the CPU by using special communication link, this link are known as I/O interface.

Q-5 EXPLAIN BUS.

### DETAILING:

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

☑ A collection of **hardwire** which are **arrange** in parallel form using **transfer** the **binary** information in between **computer device** is **called Bus**.

☑ Using Bus we can **transmit binary information** like data, address and many other information.

☑ Binary information **travel by the bus** in the form of **pulses** either **0 or 1**.

## ◆ Characteristics of Bus: -

### 1) Size of bus

☑ It specify that how many bit to be carry by the bus at a time.

### 2) Sped of bus.

☑ It is specify that number of bit travel in between computer device at a time.

### 3) Capacity of bus

☑ Capacity of bus= size of bus x speed of bus

## ◆ Type of bus:-

### 1) Data bus

☑ Data bus can **transmit data** from **one** part to **another part** of computer.

### 2) Address bus

☑ Address bus **transmit information** to the one part of computer to another part of computer.

### 3) Instruction bus

☑ It can transmit **control signal** from one part to another part of computer.

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## 4) System Bus

It is a special bus. It is used to connect path between CPU and main memory.

## 5) Input/ Output Bus

It is useful to connect processor with Input. Output device.

## 6) Internal Bus

Internal bus available inside the processor.

## 7) External bus

External bus is available to the Outside of the processor.

### One Marks Questions:-

<u>Question</u>	<u>Answer</u>
1. <u>WHAT IS BUS?</u>	<u>Bus travel data from one part to other part in computer</u>
2. <u>How many bus are available?</u>	<u>7</u>
3. <u>Internal bus available in _____</u>	<u>Inside the cpu</u>

## Q-6 WHAT IS DMA? WHAT IS DMA TRANSFER.

### DETAILING:

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.


(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

- ☑ Generally, CPU control data transmission process between computer peripheral device.
- ☑ But some time data transmission process and data transmission is done by computer device.
- ☑ To control data transmission process in between computer device, special device is use. This device is known as DMA controller and this data transmission technique is known as DMA[Direct Memory Access



## • DMA Transfer.

- ☑ The block diagram of DMA transfer is following figure
- ☑ The CPU communication with DMA by using data bus and address bus
- ☑ DMA has its own address which active DS and RS line.



# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

- CPU initialize the **DMA throughout** the data bus and once it receives the start control combined. It can start the transfer between peripheral device the and the memory.
- When the device send **DMA request the DMA controller** activate BK Line which informant the CPU to realize bus.
- CPU respond with its **BG Line** informant to the DMA that is bus are **disable**.
- The **DMA than put** the current value of its address register into the address bus initialize the RD or WK signal and send acknowledgement to the peripheral devices.
- When **Ba= 0**, the Rd and WR input line **allow** the CPU to communicate with **DMA**.
- Then Ba is the **RD & WR the output** line from the DMA controller to the RAM.
- From each word that is **transfer**, the DMA implement its address register and decrement its word count register, when word count register reach 0 the transfer is complete.
- Once the transfer is completed the **DMA info** the CPU to transmit by means of **interrupt signal**.

## • Application of DMA transfer

- It is may be useful in many applications between **magnetic disk & memory**.
- It is also useful for **update display** in interactive terminate.
- The contain of transfer to the screen periodically, by means of **DMA transfer**.

### One Marks Questions:-

<u>Question</u>	<u>Answer</u>
4. DMA MEANS	<u>DIRECT MEMORY ACCESS</u>
5. DMA IS ____	<u>CONTROLLER</u>
6. DMA IS CONTROL ____	<u>SPEED OF OTHER DATA TRANSMISSION</u>

Q- 7 EXPLAIN WORKING OF DMA. [05 MARK]

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.


(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

## DETAILING:



- ☑ Drawing DMA data transmission CPU use some control signal.
- ☑ This control signal is use listed as per the following.

### 1) Bus Request.

- ☑ BR control signal is generated by DMA and pass the CPU.

### 2) Bus Grand(BG)

- ☑ This signal is generated by CPU and pass to the DMA controller.
- ☑ Using BR signal DMA controller pass request to the CPU to relies all the memory bus as well as read write line.
- ☑ When BR signal become enable, CPU stop the current process.
- ☑ After this process CPU enabled BG control signal.
- ☑ This BG signal info to the DMA controller to memory bus are disable.
- ☑ After this process DMA controller control all the memory bus as well as control line.
- ☑ Now, using DMA controller the transmission control done between computer device without intervention of CPU.
- ☑ After completion of data transmission process bus request line become disable there for CPU disable there for CPU disable BG control signal.
- ☑ After that again data transmission process done by the CPU.

### ☑ One Marks Questions:- ☑

<u>Question</u>	<u>Answer</u>
7. <u>BG MEANS</u>	<u>BUS GRANT</u>

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590


3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

8. BR MEANS	<u>BUS REQUEST</u>
9. CPU MEANS__	<u>CENTRAL PROCESSING UNIT</u>

## Q- 8 EXPLAIN DMA CONTROLLER [05- MARK]

### DETAILING:

There is one special circuit use to communication between DMA controller and CPU known as interface circuit.



In the above diagram there are three register.

### 1) Address Register

Address register contain address of specific location inside the memory device.

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



2 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot – 360001  
Ph.No–(0281)2440478,2472590

3 – Vaishalinagar  
Nr. Amrapali Under Bridge  
Raiya Road  
Rajkot - 360001  
Ph.No–(0281)2471645

It is used common **address bus** to direct communication with device.

## 2) **Word count Register**

This register **specifies that how many numbers of word to be transmitted** from one device to another device.

## 3) **Control Register**

Control register specify **mode of transfer** during data transmission while DMA technique is used.

When **DMA controller** communicate with external device, DMA request and **DMA acknowledgement are used.**

This signal are **manage data** transmission during DMA technique is used to transmit data.

DMA controller **communicate with CPU** by using common bus as well as some control signal

There is one **interrupt to be generated** by the DMA controller and pass to the CPU.

Using this interrupt **DMA controller** information to CPU to **terminate current process.**

### **One Marks Questions:-**

<b><u>Question</u></b>	<b><u>Answer</u></b>
<b><u>1. AR MEANS</u></b>	<b><u>ADDRESS REGISTER</u></b>
<b><u>2 WORD COUNTER REGISTER MEANS</u></b>	<b><u>IT COUNT WORD PASS INTO REGISTER</u></b>

# SHREE H. N. SHUKLA COLLEGE OF I.T. & MGMT.

(AFFILIATED TO SAURASHTRA UNIVERSITY)



**2 – Vaishalinagar**  
**Nr. Amrapali Under Bridge**  
**Raiya Road**  
**Rajkot – 360001**  
**Ph.No–(0281)2440478,2472590**

**3 – Vaishalinagar**  
**Nr. Amrapali Under Bridge**  
**Raiya Road**  
**Rajkot - 360001**  
**Ph.No–(0281)2471645**